

Modeling and Simulation of LDMOS Device

Sunitha HD¹, Keshaveni N²

¹Research Scholar, EPCET, Bangalore, ²Professor, KVG college of Engineering, Sullia
¹snmurthy74@gmail.com, ²keshaveni@gmail.com

Abstract: Laterally Diffused MOSFET (LDMOS) are widely used in modern communication industry and other applications. LDMOS offers various advantages over conventional MOSFETs with little process change. In the present paper, an LDMOS device is modeled and simulated in SILVACO device simulator package using the ATHENA and ATLAS modules. The complete fabrication process is modeled and the device performance is simulated. The modeled device gives a 46 V breakdown voltage for a device gate length of 5 μ m. The device threshold voltage is 0.97V. The device characteristic are also simulated and presented.

Index Terms—LDMOS, SILVACO, ATHENA, ATLAS

I. INTRODUCTION

Paradigm shift from thick and rigid electronic chips to flexible ultra thin chips has resulted in an entire new realm of electronic applications. 3D ICs, flexible circuits, RFIDs are a few of the numerous applications. The flexible circuits require mechanically rugged flexible substrates, ultra thin substrates and low cost production. Handling of ultra-thin chips is a major issue in flexible electronics circuits. The conventional methods of backside CMP are not efficient beyond 50 μ m thickness. ChipfilmTM technology provides a non-conventional technique of obtaining ultra thin substrates. Before fabrication, the conventional bulk silicon wafers are processed through ChipfilmTM technology.

Integration of organic, amorphous Silicon and poly-Silicon transistors on flexible substrates was presented by Bock [1] and Troccoli [2]. Crystalline silicon transistors better suited for efficient systems cannot be directly fabricated on flexible substrates. Li et al. [3] proposed a method to transfer the pre-fabricated thin film single crystal silicon transistors on flexible substrates.

LDMOS is a mature technology with its long usage in the wireless industry and has an excellent reliability record [4]. The main driver for LDMOS is a high volume application, which enables continuous improvement of the LDMOS technology [5], [6]. The device design of LDMOS enables high voltage withstanding capability through the drift regions [7]. RESURF technique presented in [8] further enhances the breakdown voltage level. LDMOS is projected as a technology of choice for high power applications as compared to GaAs, GaN [9]. LDMOS process is compatible with the BCD technology [10]. A method of fabricating LDMOS device was given by Smayling and Torenno [11]. Mosher [12] fabricated and demonstrated a self aligned RESURF region LDMOS device. Medium voltage LDMOS device was fabricated by Efland [13]. Formicon [14] presented a LDMOS device for 32V LDMOS technology with a power performance upto 130W in 2.7-3.5GHz frequency band with a 36% drain efficiency. A Si LDMOS power amplifier with

45% power efficiency was demonstrated in [15]. Ankarcona [16] presented the modeling of RF LMDOS transistor with the effect of substrate on the output resistance of the device. Large signal analysis of the substrate effects on RF-SOI LDMOS transistors was carried out by Vestling [17]. Wagner [18] modeled the thermal effects in RF LDMOS transistors. A large signal Model for RF LDMOS Transistors was given by Tamoum [19]. The graded channel and quasi saturation effect in power LDMOS device were presented in [20]. Modeling and parameter extraction for LDMOS is detailed in [21].

In this paper, a single-crystalline silicon based LDMOS transistor design is presented on a ChipfilmTM substrate. The device fabrication process is designed and simulated using a process simulator. Finally the device structure generated from the process simulator is analyzed for its performance using a device simulator package. The fabrication process is kept simplest and as similar to the standard CMOS device fabrication so that it is compatible and in lieu with the standard CMOS processes.

II. LDMOS BASICS

LDMOS transistors are voltage controlled devices, hence unlike the bipolar devices, there is no gate current flowing the gate. Hence the bias circuitry is very much simplified as compared to the bipolar devices. The majority of the LDMOS devices have the source connected to the backside of the device. Hence, the requirement of toxic BeO packages is eliminated. The bulk source can be eutectically soldered to the package and the bond wire requirement is removed reducing the inductance. The LDMOS devices show better temperature stability than the bipolar devices. Also they provide device stabilization preventing oscillations at higher frequencies. A cross section schematic of the LDMOS is shown in Fig. 1. The device has a sinker diffusion connecting the source to the backside substrate. The device consists of a drain extension which help realize higher breakdown voltages. The drain is shielded from the gate by metal field plate realizing extremely low feedback capacitance. The higher breakdown value in LDMOS is due to the Reduced Surface Field technology. In RESURF, one horizontal p⁺n junction and a vertical p⁺n junction develop two diode structures. The vertical diode shall have a lower breakdown voltage determined by the epitaxial doping level. The horizontal junction breakdown voltage is higher due to the high ohmic substrate. At thinner layers of the epitaxial layer, the depletion of the vertical junction becomes more and more reinforced by the horizontal junction. Hence for the same applied voltage, the depletion layer stretches along the surface longer than expected from one-dimensional

calculation. After a certain thickness, the reduced surface field does not reach the critical value even at high voltages and hence the breakdown is eliminated or raised to very high voltages. This forms the basis of an increased breakdown voltage LDMOS device.




Fig. 1. Basic LDMOS device structure

III. LDMOS FABRICATION PROCESS

The LDMOS Fabrication process is presented in Table I. The process starts with a conventional bulk silicon wafer. In Chipfilm™ technology 1-2μm thick wafer surface is the substrate. An epitaxial layer is grown over this layer. The buried p⁺ doping profile of the Chipfilm™ wafers is replicated in process simulator by simulating the epitaxial layer growth over a p⁺ layer. A p-epitaxial layer of thickness 2μm is grown over the starting wafer. The epitaxial layer is p-doped with a boron concentration of 1×10¹⁵ cm⁻³. A thin layer of gate oxide of thickness 57.3 nm is grown using dry oxidation process. A boron threshold voltage adjust implantation is carried out next. Next, the poly-silicon gate is deposited and patterned. Also, the region for drain extension diffusion is patterned and an n⁺ implant is carried out to dope the poly-silicon gate and to produce a n-doped drain extension region besides the gate. The source and drain implant regions are patterned and n⁺ implant is carried out. Finally a Fermi compress anneal followed by metal drain source contact deposition is carried out. The process parameters are detailed in Table II.

TABLE I
LDMOS DEVICE FABRICATION PROCESS STEPS

Step	Description
1	Starting material initial p-type substrate
2	p-epitaxy deposition
3	Gate oxide deposition by dry oxidation
4	Gate oxide patterning and polysilicon gate deposition
5	Poly silicon gate patterning
6	Patterning for drain extension diffusion
7	N ⁺ diffusion for poly gate and drain extension region
8	Source and drain region patterning
9	N ⁺ diffusion for source and drain regions
10	Fermi compress anneal
11	Contact electrode area patterning and metal deposition

IV. PROCESS MODELING AND SIMULATION

The LDMOS fabrication process is modeled and simulated in a process simulator tool. The device structure is simulated using the process simulator and a device simulator is used for the performance simulation. PEARSON model is used for ion implantation process as it is most suitable for asymmetrical implantation profiles. This function is used to obtain the longitudinal implantation profiles. The implantation profile as per the Pearson function is given by the differential equation:

$$\frac{df(x)}{dx} = \frac{(x-a)f(x)}{b_0 + b_1x + b_2x^2}$$

Mesh generation is an important step in the device and process simulation. In the present structure meshing of varying densities is used. The mesh density is finer near the junctions and also near the gate oxide. The coarse mesh is used in the substrate and the bulk epitaxy. This helps in getting accurate solutions without burdening the solver with large number of computing nodes. Fig 2 shows the meshing used for the LDMOS device under consideration.

TABLE II
FABRICATION PROCESS PARAMETERS

Step	Description
Epitaxy deposition	Boron conc = 1e14, 45 min, 900°C temperature
Dry oxidation	Duration 30 min, temperature 1000 °C
V _t adjust implant	Boron implantation, dose = 6×10 ¹¹ , Energy = 20keV
N ⁺ diffusion for poly gate and drain extension region	Phosphorous Dose = 2×10 ¹⁴ , Energy = 100keV
Source drain diffusion	Phosphorous Dose = 3×10 ¹⁵ , Energy = 100keV




Fig. 2. Meshing for the LDMOS device structure

The intrinsic device is simulated without parasitic for DC and AC analysis. Drift-diffusion equations are solved to get the DC characteristics and the threshold voltage is extracted.




Fig.3. Simulated LDMOS Device




Fig. 4 Simulated LDMOS Device Doping Profile




Fig. 5 Simulated LDMOS device net doping concentration




Fig. 6 Simulated LDMOS device net doping concentration along the channel




Fig. 7 Simulated Total Electric field

The extracted threshold value is in tune with the value obtained from the I_d-V_{gs} plot. The output characteristics of the device are also simulated. The device breakdown voltage is simulated by sweeping the drain voltage and observing the drain current.

V. RESULTS AND DISCUSSION

A. General Device Characteristics

The simulated device structure is shown in Fig 3. Fig.4-6 gives the plot of doping profiles in the simulated device. Fig 7 presents the electric field distribution across the device. The electric field is the highest near the interface between gate oxide and silicon where the channel is formed. The extracted oxide thickness for the dry oxidation process under conditions given in table II is 57.3nm.

B. DC Characteristics

The DC characteristics of LDMOS include the estimation

of the threshold voltage and the input output characteristics.

The threshold voltage extracted by device simulator is 0.97V. The I_d-V_{gs} plot of Fig 8 also shows a similar value of the threshold voltage.

The important characteristic of the LDMOS device is the high breakdown voltage. The device was simulated to extract the breakdown voltage by sweeping the drain source voltage. The device breakdown voltage is found to be 46 V. The plot of drain current with drain voltage swept up to breakdown is shown in Fig 9. The drain current shoots up instantly around 46V depicting an avalanche breakdown type phenomenon. The electric potential distribution from drain to source in the breakdown condition is shown in Fig 10. As seen from Fig 11, the electric field is maximum near the drain edge where the breakdown actually occurs and increases to a value near to the breakdown field of Si.

Device transconductance is derived from the AC analysis and is shown in Fig12.




Fig.10. Electric Potential at Breakdown




Fig.8 I_d-V_{gs} Plot




Fig. 11 Electric Field at breakdown




Fig.9. Simulated Breakdown Voltage Plot




Fig.12. LDMOS transconductance plot

VI. CONCLUSION AND FUTURE WORK

The LDMOS process is modeled and the device structure is simulated for different operating characteristics.

The LDMOS device on ultra-thin substrates is a feasible structure and hence opens up numerous applications in the flexible electronic circuits. The process steps are also compatible with the standard CMOS fabrication sequence. Hence, the device fabrication can be carried out using the same process flow and along with the CMOS devices. High breakdown voltage LDMOS and CMOS devices can be fabricated on the same process.

The modeled device has an extended n-drift region between the gate and the drain. This region is responsible for enhancing the device breakdown voltage. The LDMOS device has a breakdown voltage of 46 V. The device demonstrates normal characteristics of a MOSFET device with a threshold voltage of 0.97V.

The device having demonstrated satisfactory characteristics is having large geometry. To device performance subject to the scaling down is an unexplored area which needs to be studied. The effect of scaling on the breakdown voltage and the device performance shall be taken up in the future.

REFERENCES

Basic format for books:

- i. Bock, K.: *Polymer Electronics Systems-Polytronics*, P. IEEE, 93(8), 1400-1406, 2005
- ii. Troccoli, M.N, Roudbari, A. J., Chuang, T.-K., and Hatalis, M. K.: *Polysilicon TFT circuits on flexible stainless steel foils*, *Solid State Electron.*, 50, 1080-1087, 2006.
- iii. Li, H. Y., Guo, L. H., Loh, W. Y., Bera, L. K., Zhang, Q. X., Hwang, N., Liao, E. B., Teoh, K.W., Chua, H. M., Shen, Z. X., Cheng, C K., Lo, G. Q., Balasubramanian, N., and Kwong, D.-L.: *Bendability of Single-Crystal Si MOSFETs Investigated on Flexible Substrate*, *IEEE Electr. Device L.*, 27(7), 538-541, 2006.
- iv. Dye N, G. H. (2001). *Radio Frequency Transistors: Principles and Practical Applications*. Newness.
- v. F van Rijs, S. T. (2006). *Efficiency improvement of LDMOS transistors for base stations: towards the theoretical limit.*, (pp. 205-208).

- vi. Rijs, F. V. (2008). *Status and Trends of Silicon LDMOS base station PA technologies to go beyond 2.5GHz applications*. *RWS2008*, (pp. 69-72)
- vii. Sigg, H. J., Vendelin, G. D., Cauge, T. P., and Kocsis, J.: *D-MOS Transistor for Microwave applications*, *IEEE T. Electron Dev.*, ED-19(1), 45-53, 1972.
- viii. Ludikhuize, A.W.: *A review of RESURF Technology*, in: *Proc. Int. ISPSD Conf. 2000*, 11-18, 2000.
- ix. Bill, V. (2005). *Comparative Analysis of GaAs/LDMOS/ GaN High Power Transistors in a Digital Predistortion Amplifier System*. *APMC2005*
- x. Hazel, M. (2006). *Semiconductor TCAD Fabrication Development for BCD Technology*.
- xi. Smayling MC, T. M. (1996). *Patent No. US Patent 5585294*.
- xii. Mosher DM, E. T. (2002). *Patent No. US Patent 6483149*.
- xiii. Efland TR, K. S. (1998). *Patent No. US Patent 5736766*
- xiv. Formicon G, B. B. (2011). *A 130W LDMOS for 2.7-3.5 GHz Broadband Radar Applications*. *Proceedings of the 6th European Microwave Integrated Circuits* .
- xv. A, K. (2007). *High Power LDMOS Transistor for RF Amplifiers*. *Proceedings of International Bhurban Conference on Applied Sciences and Technology*.
- xvi. Ankarcrona J, E. K. (2004). *Simulation and Modeling of the substrate contribution to the output resistance for RF-LDMOS power transistors*. *Solid State Electronics* , 789-797.
- xvii. Vestling Lars, B. O. (February 2010). *Large Signal analysis of substrate effects in RF power SOI-LDMOS transistors*. *Solid State Electronics* , 171-177.
- xviii. Wagner, D. *Modeling Thermal Effects in RF LDMOS Transistors*. *Motorola Application Note AN-1941*.
- xix. Tamoum M, A. R. (2013). *An Empirical Large Signal Model for RF LDMOS transistors*. *IJECET*, (pp. 01-07).
- xx. Jaejune Jang, T. O. (n.d.). *RF LDMOS Characterization and Its Compact Modeling*..
- xxi. Kim, Y. (2011). *Macro Modeling and Parameter Extraction of Lateral Double Diffused Metal Oxide Semiconductor Transistor*. *Transactions on Electrical and Electronic Materials* .